Abstract-We present the extension of a method for determining the temperature budget of the process side of silicon substrates and chips, employing silicide formation reactions. In this work, silicon-on-insulator type substrates are used instead of bulk silicon wafers. By an appropriate choice of the layer thicknesses of SOI and metal, lateral silicidation can be enforced. Using this principle, test structures with dedicated designs exhibit a much larger (thus easier to quantify) resistance change over time. Using novel test structures this approach of thermal budget determination spans a larger temperature range as compared to bulk-silicon substrates. Theory, test structure design and measurement results are presented using Pd layers on silicon-on-insulator substrates.
INTRODUCTION
Temperature is a crucial parameter in many planar technology processing steps. However, several commonly used techniques, such as plasma processing and laser annealing, take place outside thermal equilibrium. Active temperature measurement equipment is not easily connected to the front side of the wafer during processing. Therefore the actual temperature of the device side of the substrate is difficult to estimate. In process development and process control for thin-film technologies, we do need accurate knowledge of the substrate surface temperature, so a method of local thermometry needs to be developed, for a broad temperature range.
Thin film technologies that would directly benefit from local thermometry include those with a low-melting point substrate (e.g. solar cells on certain substrates, and electronics on plastic foil). Also, for microchip post-processing, temperature information is important [1] , in particular when using Silicon-On-Insulator (SOI) substrates [2] . The poor vertical thermal conduction of these substrates increases the risk of (local) surface overheating.
We propose a temperature monitoring module for measuring the temperature budget at device level on a Si substrate. The fundamental basis for this is to make use of silicidation reactions. Many metals react with silicon to form metal-silicides [3] . For a number of metals these reactions are well described physically and mathematically. By measuring the metal sheet resistance before processing and the resulting sheet resistance of the (partly) formed metal-silicide after processing one can ideally reconstruct the temperature budget during this step. Van Graven and Wolters demonstrated this for the Co-Si system to monitor the maximum wafer temperature in Physical Vapor Deposition (PVD) systems [4] . The Co-Si system is an example for deducing maximum temperature in the range of approximately 400-550 °C [4] . Other metals, such as Pd and Pt are suitable candidates for lower temperature ranges.
In previous publications [5, 6] we demonstrated the use of Pd in thermal sensor design. The reaction of Pd with Si, forming Pd 2 Si behaves according to mathematically well-described kinetics [5, 7] . In last year's paper at this conference, demonstrations were given for sensors on bulk-silicon substrates [6] .
In this work we demonstrate new structures for temperature budget determination using SOI-type wafers, and measurement results obtained on such structures. The approach followed here allows for (post-)backend-integration of the temperature sensors on integrated circuits, by consecutive depositions of silicon and metal thin films and their patterning, after the regular backend (metallization) process of the integrated circuit is finished.
Beside temperature budget determination, the presented test structures may also be applicable for silicidation process monitoring, for instance, in FUSI technology [8] or in MOS transistors with silicide as source/drain regions [9, 10] . However, this is beyond the scope of the present work. 
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THEORY: CONFINED SILICIDATION
On bulk silicon wafers, the reaction of a metal thin film will mainly progress in the vertical direction, due to the large width/thickness ratio of the metal film (see figure 1a) . On SOI however, once the silicide front has reached the buried oxide layer, the reaction can only further progress in the lateral direction (figure 1b). A suitable choice of layer thicknesses can enforce this condition, and given sufficient temperature budget, considerable lateral silicide growth can occur. This will be evidenced in the experimental section of this paper.
In the formation reaction of Pd 2 Si, 0.68 nm of Si is consumed per nm Pd [11] . In this work we use 70-nm SOI layers. Complete consumption of this silicon layer thus requires 103 nm of Pd. A palladium layer thicker than 103 nm will therefore cause enhanced lateral silicidation. The unfavorable geometric arrangement makes this silicidation proceed much slower than the vertical growth.
A suitably patterned metal-top layer on silicon can be probed for a resistance measurement. The measured resistance is a direct measure of the stage of the silicidation reaction, and thus of the experienced thermal budget, as proposed previously [6] . In this work, we use similar structures and 4-point probe measurements. However new structures are added, specifically exploiting the lateral silicide growth on SOI.
EXPERIMENTAL
We designed various test structures both on small dies (8.7 mm x 8.7 mm) and large dies (17.5 mm x 17.5 mm). The latter are used for in situ measurements in a vacuum oven. Lateral silicidation is sensitively probed by resistance measurements on so-called gap array lay-outs as depicted in figure 2. Metal silicide growth on bulk-silicon and on silicon-on-insulator substrates. a) A metal film on a bulk silicon substrate (left) after sufficient thermal treatment has formed a recessed metal silicide (center). The lateral encroachment of the silicide is comparable in size to the silicide thickness (right). b) When the same reaction takes place on silicon-on-insulator material, and insufficient silicon is available below the metal film, lateral growth will take place instead, leading to considerably larger lateral encroachment of the silicide. Instead of using off-the-shelf SOI wafers, we chose to make these by thermal oxidation of bulk silicon wafers followed by polysilicon film deposition. Despite the large difference in crystallinity in the above mentioned silicon layers, it is reported in literature that the activation energy for Pd 2 Si formation is not influenced by the crystallinity or substrate orientation [7] .
The cleanroom processing was as follows: silicon substrates (100 mm, p-type, <100>, resistivity 5-10 :cm, thickness 525 μm) were cleaned using an in-house built Ozone/steam cleaner. First the Si substrates were oxidized via wet oxidation to grow 1.1 μm of oxide. Subsequently silicon films of nominally 115 -120 nm thickness were LPCVD deposited at 550 °C (thickness verified by both spectroscopic ellipsometry and weight change). This was followed by a dry oxidation step resulting in 115 nm of oxide on the thin silicon layers. The remaining thin silicon layer was nominally 70 nm. Hereafter, the test structures were patterned by lift-off deposition using OLIN 906/12 photoresist. After resist spinning, exposure and development, the wafers were etched in buffered HF to etch the oxide in the open areas. A layer of nominal 100, 150 or 200 nm of Pd was sputter deposited over the photoresist features at 200 W at room temperature. The excess Pd was then removed by lift-off using ultrasonic cleaning in acetone, and the wafers were diced. Reference devices were made on Si substrates using the same lift-off process and 200 nm Pd.
Electrical measurements were performed in situ in a vacuum oven (base pressure < 5·10 -7 Torr) with a four point probe set-up connected to a Keithley multimeter. Both temperature and resistance were read-out via a Labview operated computer program. Samples were heated isothermally for at least 1300 minutes in the range of 327 -350 °C.
RESULTS AND DISCUSSION
The resistance of a gap-array should decrease after a thermal treatment, in discrete steps. A direct test of this phenomenon is carried out by measurement of the resistance of the structure as a function of time at elevated temperatures. Figure 3 shows such an experimental result. It highlights the responses of four gap arrays at an isothermal temperature of 350 °C. These four test structures are identical in design, and only differ in the layer thicknesses used for their creation.
The resistance values have been normalized for easier comparison of the results (obtained with different metal thicknesses). The anticipated effect outlined in the theory on gap closings is shown for two of the four samples. Only the samples with thin Si layers and a surplus of metal (more than 103 nm Pd, as explained in the Theory section) display the short-circuiting effect. The reference sample on silicon substrate and the 100 nm of Pd on 70 nm poly-Si did not show sudden, permanent drops in the structure's resistance over time. We attribute this to the fact that the metal-silicon ratio is too low for significant lateral Pd 2 Si growth.
For the other two cases we see that over time more and more gaps closed (indicated with arrows in figure 3 ). Upon each closure an additional line is placed in parallel to the previous, already short-circuited lines, resulting in an additional resistance drop. In the beginning some gaps close rapidly after one another. This is attributed to the lithographic limitations during fabrication, which led to initial gap spacings for some neighboring gaps being actually rather similar (< 0.1 μm difference). This results in almost similar closing times of these gaps. Additionally, we see from the different timescale of the resistance changes, that the metal thickness also plays an important role. Gaps close faster in time for thicker metal layers. This is attributed to the speed of the metal recess on top of the silicide, as illustrated in Figure 4 . After the thermal treatment the samples were investigated by High Resolution SEM (HR-SEM). HR-SEM pictures in figure 5 illustrate the laterally grown Pd 2 Si. The electrode with 2.6 μm spacing was just short-circuited (figure 5a). The lateral growth extended more than 1 μm from the original Pd border, thus enabling gaps of more than 2 μm spacing to be closed. The gap of 2.8 μm is not yet closed (figure 5b). On the control experiments on silicon substrates the lateral growth was limited to about 300 nm, which is in accordance with an isotropic growth profile of Pd 2 Si (200 nm of Pd results in approximately 284 nm of Pd 2 Si extending to the side of the original Pd border). This was not enough to close any gaps on this sample since in this case none of the original gap openings was smaller than 0.6 μm. We can conclude that the sudden resistance changes can be explained by the gap closings, and these gap closings can be attributed to the confined silicidation effect.
The silicidation reaction takes place in two stages. First, the consumption of the Si layer directly under the patterned Pd layer. During the heating up phase (not shown in graph) the silicon under the patterned metal layer gets consumed quickly. At 350 °C 209 nm of Pd has been transformed into Pd 2 Si within one minute [7] . Our Pd layers were all 200 nm or less and during the heating up phase (at 5 °C/min) the thin silicon layer underneath the patterned metal has reacted completely. Second, the remaining metal will diffuse through the formed Pd 2 Si in lateral direction to continue the Pd 2 Si formation. Given the timescale for the gap closings we assume that this process proceeds at a much slower rate than the initial, direct consumption of silicon.
Apart from this there is also a mechanical aspect in the lateral growth. There is a layer of 115 nm of SiO 2 on top of the thin Si layer. The original Si layer will expand drastically when transformed into Pd 2 Si [7] . This will result in mechanical stress formation under the SiO 2 layer. To what extent this force affects the lateral Pd 2 Si growth has to be investigated.
It is nonetheless shown that these gap arrays show a typical response to the temperature and time. This response can be tailored amongst others by the metal thickness. As long as the time information is known, as is the case for most processing steps, these gap arrays can act as sensors to deduce the temperature. It is also worthwhile to notice that these gap-based devices operate at much higher temperatures than the continuous-line devices on Si substrates. By changing the device lay-out, i.e. gap-based structures vs. continuous line structures the maximum detectable temperature can be increased from 200 °C for devices on Si substrates [6] to approximately 350 °C. This enhances the practicability of these devices since lay-outs using just one single metal now can cover a large temperature window. A further enhancement in temperature resolution is expected via an optimized lithography process. The accuracy of this system is determined by the smallest increase in the initial gap. In our case this was limited by the lithography process used.
CONCLUSION
Simple test structures for wafer temperature determination during processing have been presented. These sensors are based on well-known silicidation kinetics of Pd with Si.
We showed results of test structures on thin Si layers which were based on the confined silicidation effect. These gap arrays consisted of 16 electrodes in parallel with increased (from 0 -3 μm) openings in the middle of the
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Growing silicide Retreating metal Fig. 4 . Schematic representation of the lateral silicidation process. Both the silicide-silicon front and the metal edge move over time. This leads to a progressively larger distance between the two. For thicker top metal the metal edge movement is slower, resulting in a higher lateral growth over time as depicted in Figure 3 . electrodes. During isothermal heating at 350 °C they showed a typical, almost discrete resistance drop for each electrode gap distance that was short-circuited due to confined Pd 2 Si silicide growth. This effect was absent on Si substrates and on thin Si structures with a too thin Pd layer. The occurrence of gap closings in time showed a strong dependence on initial Pd thickness, enabling tailoring of the desired temperature response via the metal thickness. Additionally, these gap-based devices provide an increase in maximum operating temperature to approximately 350 °C as compared to devices patterned directly on Si substrates. Using the same fabrication route one could thus obtain sensors covering a large temperature window by using only one metal-silicon substrate combination We anticipate an improvement in accuracy and resolution for temperature read-out when a more advanced lithography process is utilized.
These simple test structures may provide valuable single-use, temperature sensors for critical processing steps since they display the actual local process temperature of the wafer. Furthermore, read-out of these devices is simple via resistance measurement before and after the processing step.
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